Performance Driven Simulated Annealing for two-terminal signal nets in VLSI chips Academic Article